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[57) ABSTRACT 
Novel processes permit integrating thin film semicon-
ductor materials and devices using epitaxial lift off, 
alignment, and deposition onto a host substrate. One 
process involves the following steps. An epitaxial 
Jayer(s) is deposited on a sacrificial layer situated on a 
growth substrate. Device layers may be defined in the 
epitaxial layer. All exposed sides of the epitaxial layer is 
coated with a transparent carrier layer. The sacrificial 
layer is then etched away to release the combination of 
the epitaxial layer and the transparent carrier layer from 
the growth substrate. The epitaxial layer can then be 
aligned and selectively deposited onto a host substrate. 
Finally, the transparent carrier layer is removed, 
thereby leaving the epitaxial layer on the host substrate. 
An alternative process involves substantially the same 
methodology as the foregoing process except that the 
growth substrate is etched away before the sacrificial 
layer. 
25 Claims, 3 Drawing Sheets 
U.S. Patent Feb. 15, 1994 Sheet 1 of 3 
74 
72 
68 
5,286,335 
!~~ 62~ 
Fig. 1 E 
64 
62 
64 
62 
Fig. 1 A 
Fig . 1 B Fig . 1 F 
Fig. 1 C Fig. 1 G 
Fig. 1 D 
Fig. 1 
U.S. Patent Feb. 15, 1994 Sheet 2 of 3 5,286,335 
84 
Fig. 2 
U.S. Patent Feb. 15, 1994 Sheet 3 of 3 5,286,335 
!~~ 
Fig. 3A 
74 
68 
Fig. 3E 
Fig . 3 B Fig . 3 F 
74 
84~ 
Fig. 3C , Fig. 3G 
74 
Fig. 30 
Fig. 3 
5,286,335 
2 1 
PROCESSES FO~ LIFT-OFF AND DEPOSffiON 
OF THIN FILM MATERIALS 
Device layers may be defined in the epitaxial layer. All 
exposed sides of the epitaxial layer are coated with a 
transparent carrier layer. The sacrificial layer is then 
etched away to release the combination of the epitaxial 
The U.S. government has a paid-up license in this 
invention and the right in limited circumstances to re-
quire the patent owner to license others on reasonable 
terms as provided for by the terms of Contract Number 
ECS90-58-144 awarded by the National Science Foun-
dation. 
S layer and the transparent carrier layer from the growth 
substrate. The epitaxial layer can then be aligned and 
selectively deposited onto a host substrate. Finally, the 
transparent carrier layer is removed, thereby leaving 
the epitaxial layer on the host substrate. 
10 
FIELD OF THE INVENTION 
The present invention generally relates to processes 
for fabricating integrated circuits, and more particu-
larly, to a technology for integrating thin film semicon-
ductor materials and devices using lift-off, alignment, 
and deposition onto a host substrate 
BACKGROUND OF THE INVENTION 
An alternative epitaxial lift-off and alignable deposi-
tion process in accordance with the present invention 
comprises the following steps. An epitaxial layer(s) is 
deposited on a sacrificial, etch-stop layer situated on a 
growth substrate. Device layers may be defined in the 
15 epitaxial layer. All exposed sides of the epitaxial layer 
are coated with a transparent carrier layer. The growth 
substrate is then etched away, dissolved, or otherwise 
removed so as to release the combination of the sacrifi-
The monolithic integration of gallium arsenide 20 
(GaAs) photonic and electronic materials and devices 
with host substrates, such as silicon (Si), glass, and poly-
mers, will enable the fabrication of the next generation 
of integrated circuits, particularly, integrated circuit 
"cubes" having a massive three dimensional communi- 25 
cation network and optoelectronic integrated circuits. 
A standard technique for GaAs on Si integration is 
heteroepitaxial growth, which is described in H. Choi J. 
Mattia, G. Turner, and B. Y. Tsauer, "Monolithic Inte-
gration ofGaAs/AIGaAs LED and Si Driver Circuit", 30 
IEEE Electron Dev. Lett., vol.9, pp. 512-514, 1988, in-
corporated herein by reference. However, the crystal 
quality of this heteroepitaxial material is often inade-
quate for many optical applications. 
An integration method which seeks to preserve the 35 
high material quality of lattice-matched growth is the 
epitaxial lift-off process developed by Bell Communica-
tions Research, Inc., (Bellcore), as described in E. Ya-
blonovitch, T. J. Gmitter, J. P. Harbison, and R. Bhat, 
"Double Heterostructure GaAs/ AlGaAs Thin Film 40 
Diode Lasers on Glass Substrates", IEEE Phot. Tech. 
Lett., 1, pp. 41-42, 1989, incorporated herein by refer-
ence. Essentially, a thin aluminum arsenide (AIAs) sac-
rificial layer is grown on a GaAs substrate, and then 
GaAs/ AIGaAs device epitaxial layers are grown on top 45 
of the AIAs layer. The GaAs/ AIGaAs lattice-matched 
epitaxial layers are separated from the growth substrate 
by selectively etching the AIAs sacrificial layer. These 
device layers are then mounted in a hybrid fashion onto 
a variety of host substrates. The device layers are of SO 
high quality and are currently being used for the inte-
gration of GaAs/ AIGaAs materials onto host sub-
strates, such as Si, glass, lithium niobate, and polymers. 
However, although the Bellcore epitaxial lift-off 
technique yields high quality material, use of the pro- 55 
cess is problematic. When using the Bellcore epitaxial 
lift-off technique, there is an inability to align and selec-
tively deposit the thin film layers or devices. 
SUMMARY OF THE INVENTION 
The present invention provides novel processes for 
monolithically integrating thin film semiconductor ma-
terials and devices using separation, or "lift-off," align-
ment, and selective deposition onto a host substrate. 
60 
A novel epitaxial lift-off and alignable deposition 65 
process in accordance with the present invention com-
prises the following steps. An epitaxial layer(s) is depos-
ited on a sacrificial layer situated on a growth substrate. 
cial layer, the epitaxial layer and the transparent carrier 
layer. The sacrificial layer is then etched away to re-
lease the combination of the epitaxial layer and the 
transparent carrier layer from the growth substrate. 
The epitaxial layer can then be aligned and selectively 
deposited onto a host substrate. Finally, the transparent 
carrier layer is removed, thereby leaving the epitaxial 
layer on the host substrate. 
The present invention overcomes the deficiencies of 
the prior art, as noted above, and further provides for 
the following additional features and advantages. 
The present invention teaches lift-off, selective align-
ment, and selective deposition of thin film epitaxial 
materials. These processes are easily performed, inex-
pensive, and efficient. 
The lift-off processes of the present invention provide 
a means for handling and depositing discrete devices 
which are too thin and delicate for manipulation by 
conventional means. 
In accordance with the present invention, the thin 
film epitaxial materials which are lifted off could com-
prise, for example, AixGa1 -xAs materials (n-type or 
p-type) with a composition range of O;§x;§ 1.0, or as 
another example, could comprise InxGa1 -xAsyl'1-y 
materials (n-type or p-type) with a composition range of 
O<x<l and O<y<l. The host substrate could com-
prise any host substrate, for example, silicon (Si), sap-
phire, glass, or polymers. 
In accordance with the present invention, circuitry 
can be lifted off, and then independently optimized 
and/or tested before integration onto a host substrate 
for high yield and high performance. 
The novel process of the present invention could also 
be used to bond piezoelectric transducers to acousto-
optic substrates. 
Light modulators or lasers can be placed in large 
numbers on a large silicon wafer. 
Further features and advantages of the present inven-
tion will become apparent to one skilled in the art upon 
examination of the following drawings and the detailed 
description. It is intended that any additional features 
and advantages be incorporated herein. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The present invention, as defined in the claims, can be 
better understood with reference to the following draw-
ings. 
FIGS. lA through lG collectively illustrate an epi-
taxial lift-off and alignable deposition process in accor-
5,286,335 
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dance with the present invention wherein a carrier layer 
is utilized to lift-off and protect the epitaxial layer; 
Mehregany, M., Howe, R. T., and Senturia, S. D., "Mi-
crofabricated Structures for the In-Situ Measurement of 
Residual Stress, Young's Modulus, and Ultimate Strain 
of Thin Films," Applied Physics Letters, Volume 51, No. 
FIG. 2 illustrates selective deposition of a single epi-
taxial layer or device onto a host substrate without 
disturbance of the other epitaxial layers or devices in 
the carrier layer, in accordance with the present inven-
tion; and 
5 4, pp. 241-244, 1987, incorporated herein by reference. 
FIGS. 3A through 3G collectively illustrate an alter-
native epitaxial lift-off and alignable deposition process 
in accordance with the present invention. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
IO 
FIGS. IA through IG collectively illustrate an ad-
vanced epitaxial lift-off and deposition process wherein 15 
a carrier layer is utilized to lift off and protect device 
layers. The novel process provides for lifting-off thin 
film semiconductors having a thickness of typically 
between l and 20 micrometers. 
With reference to FIG. IA, a growth substrate 62 is 20 
provided with a sacrificial layer 64 and an epitaxial 
layer 66. The sacrificial layer 64 and epitaxial layer 66 
are deposited on the growth substrate 62 using any 
conventional technique. "Depositing" in the context of 
this document refers to growing a substance on another 25 
or any other mechanism for disposing a substance on 
another. 
In the preferred embodiment, the growth substrate 62 
is GaAs. The sacrificial layer 64 is a thin layer of alumi-
num gallium arsenide AlxGA1-xAs, where 30 
0.6;;§x;;§ 1.0. Moreover, the epitaxial layers 66 comprise 
GaAs-based compounds. For example, the epitaxial 
layers 66 can comprise AlxGa1 -xAs with a composition 
range of O<x< 1.0. 
Mesa etch processing is then used to define one or 35 
more device layers 68 from the epitaxial layer 66. The 
mesa etch uses, for example, a photoresist mask and is 
performed using, for example, H1S04:H202:-
H20(l :8: I 60) as a fast gross etch with a final selective 
etch of NJ40H:H202(1:200) which stops at the AIAs 40 
sacrificial layer 64. 
FIG. IC shows that other processing steps, such as 
contact definition, can occur on the device layers 68 
either before or after the mesa etch. As shown in FIG. 
lC, metal contacts or dielectric layers 72 can be depos- 45 
ited on the device layers 68. Deposition of these layers 
Finally, the thermal properties of polyimides are excel-
lent. Temperatures in excess of 400° C. can be main-
tained without damage to the polyimide or device lay-
ers 68 protected thereby. 
Next, as shown in FIG. IE, the sacrificial layer 64 is 
etched away using a standard HF:H20 (1:10) etch solu-
tion to separate the device layers 68 and surrounding 
carrier layer 74 from the growth substrate 62, as shown 
in FIG. IE. In accordance with a significant aspect of 
the present invention, metal layers (e.g., Al) or Alx-
Ga1-xAs layers where x<0.4 can be included in the 
device layers 68, because the device layers 68 are pro-
tected on their sides from the etch solution HF:H20 
(1:10) by layer 74. For a further discussion, see I. Pol-
lentier, L. Buydens, P. Van Dacie, P. Demeester, "Fab-
rication of GaAs-AIGaAs GRIN-SCH SQW Laser 
Diode on Silicon by Epitaxial Lift-Off," IEEE Phot. 
Tech. Lett., 3, 2, pp. 115-117, 1991, the disclosure of 
which is incorporated herein by reference. 
After the combination of the device layers 68 and 
carrier layer 74 has been etched away from the substrate 
62, the combination can easily be handled and trans-
ported. 
The device layers 68 are next placed in contact with 
a host substrate 84, as shown in FIG. lF. If the carrier 
layer 74 is a transparent polymer, alignment of the de-
vice layers 68 with particular circuitry on the host sub-
strate 84 is easily accomplished. 
The devices are adhered to the host substrate by a 
variety of methods, including Van der Waals bonding 
and/or metal-metal annealing. 
After the device layers 68 have been aligned and 
positioned over desired locations on top of the host 
substrate 84, the carrier layer 74 is dissociated from the 
device layers 68. The dissociation can be effectuated 
using many techniques. 
For example, the bond between device layers 68 and 
the carrier layer 74 can be broken by the following well 
known methods: (I) thermally, for example, through 
spot heating or through local application of high-inten-
sity laser light, (2) photolytically through local expo-
sure to short-wavelength laser light, (3) photochemi-
cally through local exposure to short-wavelength laser 
light in the presence of a reactive gas, or (4) chemically 
72 can occur using any of numerous conventional tech-
niques. In the preferred embodiment, metal contacts 72 
are bonded to the device layers 68 via vacuum deposi-
tion. 
The device layers 68 with metal contacts 72, if appli-
cable, are completely coated with a carrier layer 74. In 
the preferred embodiment, the carrier layer 74 is either 
50 by etching or dissolution. As shown in FIG. 2, local 
activation of the bonding reaction by a confined appli-
cation of heat or light enables selective deposition and 
bonding of a single epitaxial layer or device to a situs on 
a transparent polyimide or other organic material which 
itself can be made to act as a release layer. Apiezon W, 55 
which is essentially a black, opaque wax, can also be 
utilized as described in U.S. Pat. No. 4,846,931 to Gmit-
ter et al. of Bellcore, the disclosure of which is incorpo-
rated herein by reference. Furthermore, it is also possi-
ble that the carrier layer 74 could be a metal, which has 60 
been evaporated, sputtered, and/or plated over the 
device layers 68. However, use of a transparent poly-
imide is preferred for several reasons. Because of its 
transparency, device layers 68 can be viewed while 
encapsulated and therefore aligned as will be further 65 
discussed hereinafter. Moreover, polyimides exhibit the 
desirable mechanical property of being under residual 
tensile stress at room temperature. See Allen, M. G., 
the host substrate 84 without disturbing the remaining 
layers or devices in the carrier layer 74. A bonding head 
86 exerts downward force on the carrier layer 74, 
thereby forcing one of the epitaxial layers or devices 68 
into intimate contact with a bonding situs on the host 
substrate 84. Heat may be applied by conduction, or if 
the bonding head 86 is transparent, laser illumination 
can be used to activate the deposition and bonding. 
Thus, devices which were grown close together can be 
bonded sparsely, enabling a small growth substrate to 
provide sufficient devices for a large host substrate. 
Alternatively, an entire array of devices can be depos-
ited. 
After dissociation, the device layers 68 are in contact 
with the desired locations on the host substrate 84, as 
5 
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indicated in FIG. IG. Preferably, the operation in FIG. 
IG is performed within a clean room. Moreover, the 
host substrate 84 can comprise a Si or GaAs circuit 
which has been developed and optimized in a foundry 
independent of the device layers 68. An oven-annealing 5 
step may be desirable at this point to further consolidate 
and strengthen the bonds between the device layers 68 
and the host substrate 84. Furthermore, a whole-wafer 
cleaning might also be carried out to remove any resid-
ual carrier layer material. 10 
Another aspect of the epitaxial lift-off and deposition 
technique is that a peripheral frame (not shown) can be 
bonded to the carrier layer 74 before the growth sub-
. strate 62 is freed. The peripheral frame can help in 
handling and aligning the device layers 68. The assem- 15 
bly would resemble a mounted pellicle after release 
from the growth substrate 62. 
FIGS. 3A through 3G collectively illustrate an alter-
native epitaxial lift-off and alignable deposition process 
in accordance with the present invention. The alterna- 20 
tive process can be utilized to lift off, align, and deposit 
InxGa1-xAsyP1-y materials, where O<x< 1 and 
O<y<l. 
The steps of the process shown in FIGS. 3A-3C can 25 be substantially similar to the steps shown and described 
with respect to FIGS. IA-ID. However, in the process 
while separating said combination, preventing defor-
mation of said epitaxial layer; and 
utilizing a carrier material for said carrier layer which 
permits dissociation of said epitaxial layer from said 
carrier layer after separating said combination 
without deformation of said epitaxial layer. 
2. The process of claim 1, further comprising the 
steps of: 
placing said epitaxial layer over a position on a host 
substrate; and 
dissociating said carrier layer from said epitaxial layer 
to thereby deposit said epitaxial layer at said posi-
tion on said host substrate . 
3. The process of claim 1, further comprising the step 
of selectively aligning said epitaxial layer with said 
position on a host substrate. 
4. The process of claim 1, further comprising the step 
of defining device layers in said epitaxial layer by selec-
tively removing regions of said epitaxial layer. 
S. The process ofclaim 1, wherein said epitaxial layer 
comprises a thin film semiconductor measuring less 
than 20 micrometers in thickness. 
6. The process of claim 1, wherein said carrier layer 
comprises a polymeric layer. 
7. The process of claim 1, further comprising the step 
of depositing a metal layer on said epitaxial layer. 
8. The process of claim 1, further comprising the step 
of depositing a dielectric layer on said epitaxial layer. 
of FIG. 3, the growth substrate 62 is InP, the sacrificial 
layer 64 is lnxGa1-xAsyP1-y material, where O<x< 1 
and O<y< 1, and the epitaxial or device layer(s) 68 is 
InxGa1-xAsyP1-y material, where O<x<l and 
O<y<l. 
30 9. The process of claim 1, further comprising the step 
of altering the mechanical properties of said carrier 
layer to separate said epitaxial layer from said carrier 
layer. Moreover, after the carrier layer 74 has been applied 
in order to encapsulate the device layers 22 on the 
growth substrate 62, the InP growth substrate 62 is 35 
etched away, dissolved, or otherwise removed. In the 
preferred embodiment, a first etch solution can be, for 
example, HCl:H3P04 (3:1). The first etch solution does 
not affect the InGaAsP sacrificial layer 64, as shown in 
FIG. 30. Alternatively, a second etch solution, which 40 
can be, for example, HF:H202:H20 (1:1:10) or H2S04:-
H202:H20 (1:1:1) in the preferred embodiment, can be 
applied to eliminate the InGaAsP sacrificial layer 64, as 
illustrated in FIG. 3E. 
At this point, the device layers 68 can be selectively 45 
aligned and positioned onto the host substrate 84, as 
illustrated in FIG. 3F, depending upon the desired ulti-
mate configuration of the device layers 68. Finally, the 
device layers 68 can be selectively deposited, as shown 
in FIG. 3G. The steps 3F and 3G can be performed 50 
similarly as steps IF and IG, respectively. 
Those persons skilled in the art will readily appreci-
ate the many modifications that are possible without 
materially departing from the novel teachings of the 
present invention. Accordingly, all such modifications 55 
are intended to be included within the scope of the 
present invention. 
Wherefore, the following inventions are claimed: 
I. A process for lift-off of thin film epitaxial materials, 
comprising the steps of: 60 
depositing an epitaxial layer on a sacrificial layer 
situated on a growth substrate; 
coating all exposed sides of said epitaxial layer with a 
transparent carrier layer, thereby encapsulating 
said epitaxial layer; 65 
etching away said sacrificial layer to separate the 
combination of said epitaxial layer and said carrier 
layer from said growth substrate; 
10. A process for lift-off and alignable deposition of 
thin film epitaxial materials, comprising the steps of: 
depositing an epitaxial layer on a sacrificial layer 
situated on a growth substrate; 
coating all exposed sides of said epitaxial layer with a 
transparent carrier layer, thereby encapsulating 
said epitaxial layer; 
etching away said sacrificial layer to separate the 
combination of said epitaxial layer and said carrier 
layer from said growth substrate; 
while separating said combination, preventing defor-
mation of said epitaxial layer; 
placing said epitaxial layer over a position on a host 
substrate; and 
dissociating said carrier layer from said epitaxial layer 
to thereby deposit said epitaxial layer at said posi-
tion on said host substrate. 
11. The process of claim 10, further comprising the 
step of selectively aligning said epitaxial layer with said 
position on said host substrate. 
12. The process of claim 10, further comprising the 
step of defining device layers in said epitaxial layer by 
selectively removing regions of said epitaxial layer. 
13". The process of claim 10, wherein said epitaxial 
layer comprises a thin film semiconductor measuring 
less than 20 micrometers in thickness. 
14. The process of claim 10, wherein said carrier 
layer comprises a polymeric layer. 
15. The process of claim 10, further comprising the 
step of depositing a metal layer on said epitaxial layer. 
16. The process of claim 10, further comprising the 
step of depositing a dielectric layer on said epitaxial 
layer. 
17. The process of claim 10, further comprising the 
step of altering the mechanical properties of said carrier 
5,286,335 
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layer to separate said epitaxial layer from said carrier 
layer. 
18. A process for lift-off and alignable deposition of 
thin film epitaxial materials, comprising the steps of: 
depositing an epitaxial layer on a sacrificial layer 5 
situated on a growth substrate; 
coating all exposed sides of said epitaxial layer with a 
transparent carrier layer, thereby encapsulating 
said epitaxial layer; 10 
etching away said growth substrate to separate the 
combination of said sacrificial layer, said epitaxial 
layer, and said carrier layer; 
etching away said sacrificial layer to separate the 
combination of said epitaxial layer and said carrier 15 
layer from said growth substrate; 
while separating said combination of said epitaxial 
layer and said carrier layer from said growth sub-
strate, preventing deformation of said epitaxial 
~~ w 
placing said epitaxial layer over a position on a host 
substrate; and 
dissociating said carrier layer from said epitaxial layer 
to thereby deposit said epitaxial layer at said posi-
tion on said host substrate. 25 
19. The process of claim 18, further comprising the 
step of selectively aligning said epitaxial layer with said 
position on said host substrate. 
20. The process of claim 18, further comprising the 
step of defining device layers in said epitaxial layer by 30 
selectively removing regions of said epitaxial layer. 
21. A process for lift-off of thin film epitaxial materi-
als, comprising the steps of: 
depositing an epitaxial layer on a sacrificial layer 35 
situated on a growth substrate; 
coating all exposed sides of said epitaxial layer with a 
transparent carrier layer, thereby encapsulating 
said epitaxial layer; 
etching away said sacrificial layer to separate the 40 
combination of said epitaxial layer and said carrier 
layer from said growth substrate, said epitaxial 
layer being capable of separation from said carrier 
layer by altering the mechanical properties of said 
carrier layer; 45 
while separating said combination, maintaining the 
shape of said epitaxial layer so that said epitaxial 
layer remains substantially undisturbed; and 
utilizing a carrier material for said carrier layer which 
permits dissociation of said epitaxial layer from said 50 
carrier layer after separating said combination 
while maintaining said shape of said epitaxial layer 
so that said epitaxial layer remains undisturbed. 
22. A process for lift-off and deposition of thin film 55 
epitaxial materials, comprising the steps of: 
depositing an epitaxial layer on a sacrificial layer 
situated on a growth substrate; 
coating all exposed sides of said epitaxial layer with a 
transparent carrier layer, thereby encapsulating 60 
said epitaxial layer; 
etching away said sacrificial layer to separate the 
combination of said epitaxial layer and said carrier 
layer from said growth substrate; 
while separating said combination, maintaining the 65 
shape of said epitaxial layer so that said epitaxial 
layer remains undisturbed; 
positioning said epitaxial layer over a position on a 
host substrate; and 
dissociating said carrier layer from said epitaxial layer 
to thereby deposit said epitaxial layer at said posi-
tion on said host substrate. 
23. A process for lift-off and deposition of thin film 
epitaxial materials, comprising the steps of: 
·depositing an epitaxial layer on a sacrificial layer 
situated on a growth substrate; 
coating all exposed sides of said epit.uial layer with a 
transparent carrier layer, thereby encapsulating 
said epitaxial layer; 
etching away said sacrificial layer to separate the 
combination of said epitaxial layer and said carrier 
layer from said growth substrate; 
while separating said combination, minimizing defor-
mation of said epitaxial layer; 
positioning said epitaxial layer over a position on a 
host substrate; and 
dissociating said carrier layer from said epitaxial layer 
to thereby deposit said epitaxial layer at said posi-
tion on said host substrate. 
24. A process for lift-off and deposition of thin film 
epitaxial materials, comprising the steps of: 
depositing an epitaxial layer on a sacrificial layer 
situated on a growth substrate; 
coating all exposed sides of said epitaxial layer with a 
transparent carrier layer, thereby encapsulating 
said epitaxial layer; 
etching away said growth substrate to separate the 
combination of said sacrificial layer, said epitaxial 
layer, and said carrier layer; 
etching away said sacrificial layer to separate the 
combination of said epitaxial layer and said carrier 
layer from said growth substrate; 
while separating said combination of said epitaxial 
layer and said carrier layer from said growth sub-
strate, maintaining the shape of said epitaxial layer 
so that said epitaxial layer remains undisturbed; 
positioning said epitaxial layer at a position over a 
host substrate; arid 
dissociating said carrier layer from said epitaxial layer 
to thereby deposit said epitaxial layer at said posi-
tion on said host substrate. 
25. A process for lift-off and deposition of thin film 
epitaxial materials, comprising the steps of: 
depositing an epitaxial layer on a sacrificial layer 
situated on a growth substrate; 
coating all exposed sides of said epitaxial layer with a 
transparent carrier layer, thereby encapsulating 
said epitaxial layer; 
etching away said growth substrate to separate the 
combination of said sacrificial layer, said epitaxial 
layer, and said carrier layer; 
etching away said sacrificial layer to separate the 
combination of said epitaxial layer and said carrier 
layer from said growth substrate; 
while separating said combination of said epitaxial 
layer and said carrier layer from said growth sub-
strate, minimizing deformation of said epitaxial 
layer; 
positioning said epitaxial layer at a position over a 
host substrate; and 
dissociating said carrier layer from said epitaxial layer 
to thereby deposit said epitaxial layer at said posi-
tion on said host substrate. 
• • • • • 
